

Registration Form

Name of the Applicant.....
(Block Letters)

.....

Designation.....

Gender: (M/F):

Educational Qualifications.....

Address for Correspondence:
(Including E-Mail, Fax, Cell / Landline)

.....

.....

.....

.....

.....

Name of the Sponsoring
Institute/Organization:

Demand Draft Amount: Rs.....

Demand Draft No.....

Bank.....

Dated.....

Signature of the Applicant with date

Chief Guest

Dr. M. Madhavalatha

Professor and HOD of ECE, JNTUH, Hyd.

Chief-Patron

Dr. W. Rampulla Reddy

Secretary, SVVRES

Patrons

Dr. K. Prathap Reddy, Director, SVVRES

Dr. V. V. Satyanarayana, Principal, SITECH

Mr. A. Jayaram Reddy, C.A.O, SVVRES

Organizing Committee:

Prof. Y. Ravi Sankar, M.Tech,FIE, C.Eng(I)

HOD of ECE, SITECH

Mr.K.Sreedhar, M.Tech[IIT, Kharagpur]

Mr.P.Ramesh, M.Tech[NIT, Nagpur]

Mr. B.Srinivas, M.Tech, MISTE

Mr.K.L.N.Prasad, (M.Tech)

Mr. Praveena, (M.Tech)

Mr. Surendhar Reddy, (M.Tech)

Mr.G.Srinivas, (M.Tech)

Student Coordinators

*III Year ECE: Abhinav, E.Chamikar Reddy,
K. Madhan Mohan Reddy and Pooja Agarwal*

III Year EEE: R.Sadha Siva Sankar

Contact: 9912712798, 9618085789

A Two-Day National Level Workshop on

“Signals and Signal Processing Simulation using MATLAB” (SSPSM-2011)

28th – 29th July 2011

Organized
By
*Department of
Electronics & Communication Engineering*



Venue: Seminar Hall, SITECH

Coordinator

B.Srinivas, Assistant Professor

Dept of ECE



SAGAR INSTITUTE OF TECHNOLOGY (SITECH)

(SVVR EDUCATIONAL SOCIETY GROUP OF INSTITUTIONS)

Urella, Chevella- Urella Road, Chevella, R.R Dist, AP.

www.svvr.org

About SVVR:

Sagar Group of Educational Institutions is created under the concept of Integrated Campus started by Government of India from 2009-2010. The S V V R Educational Society which is the parent body of group of institutions is created by the promoters of SAGAR group of industries. The flagship company of the group – Sagar Cements – is one of the most valued cement companies in South India. The group has interests in diverse areas such as power, infrastructure, software, hospitality and agriculture.

The uniqueness of the approach is to equip the students not only in the technical skills, but also in “Life Skills” through an expert body called “Global Academy of Life Skills Development (GOALS).

The integrated campus consists of Sagar Global Business School ([SGBS](#)), Sagar Institute of Technology ([SITECH](#)), Food and Agribusiness School ([FABS](#)).

SITECH is promoted on the lines of Indian Institutes of Technology (IIT), by providing world class infrastructure, invigorating learning environment, motivating expert faculty and extensive industrial network for practical learning atmosphere. The aim is to create global entrepreneurs who create jobs but not job seekers. The aspirants of IITs can look at SITECH as an alternative. Owing to its unique approach high quality students have joined SITECH and had rich first year experience.

FABS aim at creating the innovative leaders for converting Indian Agriculture from “a way of life” to an “enterprise”. FABS proposes to bridge one of the four deficits of the agriculture sector, namely “Managerial deficit” (the other three being technology deficit, infrastructure deficit, investment deficit). FABS started PGDM in Agribusiness with the best summer placements and aim to place them in highly reputed business houses.

About ECE Dept:

The Department of **Electronics and Communication Engineering**, established in 2009, is instrumental in moulding the careers of students and helping them to become world-class professionals. We have highly qualified and experienced staff and well-equipped laboratories.

We provide ample opportunities, in addition to normal academic activities, in Research & Development, Conferences, Paper publications developing innovation centre, organizing technical events.

SITECH provides an exciting and rewarding environment to work and is a place where the contributions of faculty are valued.

About the Workshop:

The goal of the workshop is to unite the faculty/researchers from different corners of the nation, to discuss novel signal processing theories and methods, and to bring together world-class educators and thinkers to discuss all aspects of signal processing & its applications.

The workshop is intended to train the participants on MATLAB basics with a special focus on signal processing and communications concepts.

Topics to be covered:

- Basics of MATLAB Programming
- Review of Signals and Systems
- Basic Simulation lab programs for II ECE I Sem (As per JNTUH R09 syllabus)
- MATLAB based applications
- Simulink Models

Book Release:

- A text book “**Signals & Signal Processing Simulation using MATLAB**” worth Rs 250 /-“

Resource Persons:

1. Mr. G. Sunil Kumar, TKREC, Hyderabad
2. Mr. B. Srinivas, SITECH, Chevella.

Eligibility:

Faculty of Educational Institutions/Graduate Engineers/Research Scholars from ECE/EEE/CSE. II/III year UG students are also eligible to apply.

Important Dates:

Last date for registration: **26th, July '11**

How to Apply:

Interested persons may apply in the prescribed format(download the Registration form, from the www.svvr.org) along with the Registration fee. Payments should be made through a Demand Draft drawn in favour of “**Sagar Institute of Technology**” payable at Chevella /Hyderabad, Ranga Reddy (Dist) or **by Cash** at the time of registration and the application be sent to on or before **26th July 2011**.

As an alternative, the form can be submitted online to bachusrinivas@svvr.org. The online submission will require as an attachment of softcopy of registration form, the scanned version of the Demand Draft being sent. The DD must also be mailed separately at the same time. As the number of participants is limited to only **60** the participants are advised to register well in advance of the scheduled dates.

Registration Fee:

Academic Staff/ P.G. /U.G Students: Rs. 200/-
Industry Participants: Rs. 300/-

***** It includes:**

1. A text book “Signals & Signal Processing Simulation using MATLAB” worth Rs 250 /-
2. Participation certificate
3. Lunch